

#### SEU and Test Considerations for FPGA Devices

Melanie Berg Muniz Technologies Incorporated NASA/GSFC Radiation Effects an Analysis Group

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 1

#### **Outline**



- Field Programmable Gate Array (FPGA) Background
  - Definition
  - Implementations in space missions
  - Available Technologies
- Single Event Upsets (SEUs) and Single Event Transients (SETs)
  - Definition
  - . How they Effect FPGAs
- Testing
  - Goals
  - Considerations
  - Data Analysis
- Summary

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

#### What's the Issue?



#### Faulty Chips Delay Launch of Japanese Imaging Satellite

replace a number of field proreplace a number of field pro-

PAUL KALLENDER-UMEZU, TOKYO

MISSY FREDERICK, WASHINGTON

The Japanese government has decided to postpone the launch of the nation's next recommands same satellite by six mouths or more following the discovery of potentially defective integrated circuits in the satellite, a government official said August 28.

The Prime Minister's Cabinet Collect C

reliability of the earlier version is high, but the latest version of the software does offer a higher lovel of publishing. The said, TFGAs considirt hundreds of thousands of programmable elsemens, according to O'Kell, and the defect found in the old version of the chips affected one another within the design causing that do fail justile the chips that do fail justile the order of the part. As a guidalter leave the chips affected one and the little time of the part.

Each of the the next informa-tion-gathering satellites to be lumched will have the same ca-pabilities as the original satellites launched by an H-2A rocket in March 2003. One type of satellite has an optical sensor capable of 1-mitter resolution, while the capations expedite has a resoluradar-type satellite has a resolu-tion of 1-3 meters.

The IGS program was developed in response to an August a missile that overflew critory and landed in Two more satellites pjoin the first pair in yember 2003, but ites were destroyer H-2A rocket carrying

Commonly sufrederick Supple con

To be presented by Melanie Berg at Radiation and Its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 3




#### Field Programmable Gate Arrays (FPGA)









To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.









# Single Event Upsets (SEUs) and Single Event Transients (SETs)

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

# Single Event Upsets (SEU) and Single Event Transients (SET)



Susceptible

Transistor

Current

Flow - On


Transistor

CMOS transistors have become more susceptible to incurring faults.

#### ■ Why?

- reduction in core voltage
- decrease in transistor geometry
- increase in switching speeds,
- A Fault Occurs when a transistor that is turned off:
  - Collects Charge at the drain
  - turns on with enough charge to change the state of the output


To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece September 27-29, 2006.





#### **How do SEUs and SETs Effect FPGAs?**

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.



# Example: Susceptibility in a Xilinx 4-Input Look Up Table (LUT) To be presented by Melanie Berg at Radiation and Its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

### Example 1: Summary....How Do SET's/SEU's Effect Xilinx FPGAs?



- Configuration Memory hit:
  - Largest area of concern for the Device
  - The entire FPGA can become un-configured.
- Logic/Connector Hit
  - Frequency dependency: SETs can be caught by Flip-Flops
  - Frequency independent: SEU can occur in Flip-Flop
- Single Event Functional Interrupt (SEFI): Hits to
  - Power On Reset
  - Configuration Control logic
- What considerations must be taken to test for these conditions?

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.



## Testing Complex FPGA Implementations Targeted for Critical Missions

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 15

### **Choosing the Most Cost Effective FPGA** for a Project with Critical Requirements



- Define realistic Requirements
- Trade-offs:
  - Reliability
  - Performance
  - Schedule
  - Total Cost
- Define a methodology for trade-off analysis
- Radiation Testing is key and can be broken into 2 major categories:
  - Characterization:
    - General device study
    - Simple Test structures
  - Qualification
    - Project specifics
    - Test structures may be more complex

#### We'll Focus on Device Characterization

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

#### **Goals for Device Characterization**



- How radiation-tolerant (in general) is the Device Under Test (DUT)?
- **■** Test for:
  - Clock Tree Susceptibility
  - Rest Tree Susceptibility
  - Sequential logic Hardness
  - Combinatorial Error Cross-Section Contribution
  - I/O Susceptibility
  - Single Event Functional Interrupts (SEFI)
  - Configuration Memory Susceptibility (SRAM –Based Only)

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 17

#### **DUT Radiation Test Strategies**



- Push the limits of the DUT.
  - Timing variations (very slow to fastest clock rates)
  - Types of logic cells (check device technology library)
  - Fill Device with logic
  - Safe I/O strategies
- Designs should be simple so that faults are not masked and undecipherable.
- Designs should represent realistic implementations
  - Proper reset structures
  - Synchronous design techniques
  - Various levels of combinatorial logic between DFF structures
  - Fanout variation

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

#### Common DUT Characterization Test Structures



- Shift Register Strings (sequential logic)
- Combinatorial Clouds of logic between (sequential cells)
- Large quantities of I/O to accommodate data variation, system clock rate variation, design interfacing, and I/O susceptibility testing

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 19


# Testing Sequential and Combinatorial logic Common Shift Register N levels of single input logic Test Structure Window Scheme — Catch Data every 4 clock cycles To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

#### **Tester Radiation Test Strategies**



- Attention to Timing Characteristics of the DUT
- Application of corner case input variations (stress the part)
- Deterministic DUT Data Capture
- Tester to DUT Interface Limitations
  - Number of I/O
  - Simultaneously Switching Outputs (SSO)
  - Interface connector speed

To be presented by Melanie Berg at Radiation and Its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.



## Analyzing Test Data – Asking the Right Questions



- Does the device stay configured?
- Is the DUT schematic supplied?
- Is the DUT implementation a reliable design?
  - Synchronous design techniques
  - "Single Integrity" solution applied
- How reliable is the supplied inputs and data capture scheme of the tester?
- What are the maximum and minimum frequencies supplied to the DUT during test and how do they relate to the timing specifications of the device?
- What are the data rates? (May be difficult to determine for complex designs)
- Are there SEFIs
- Is there speed degradation?

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 23

#### **Data Analysis Example**




- Actel Corporation and NASA-GSFC collaborated in supplying SEU RTAX-S device specific data
- Data was supplied at 2MHz testing frequency
- Simple shift register test structures were implemented
- Question: Was the supplied data an Efficient characterization of the devices?


To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

### Actel Logic Blocks: Sequential and Combinatorial



- RCELL (Sequential):
  - Triple Mode Redundant (TMR) Mitigation
  - Inputs are shared (single points of failure)
  - contains more logic (not shown)
    - 2 MUXs one for logic and one for clocking)
    - Adds more sources of failure
- **™** CCELL (Combinatorial):
  - Logic Block is generally a MUX structure
  - Addition of block should increase error cross section as frequency increases





To be presented by Melanie Berg at Radiation and Its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 25

## Actel Expectations: SET Frequency Response



- In general ...Combinatorial.....
- RCELL contains some
- CCELL should make a considerable contribution due to frequ dep


To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Althens Greece, September 27-29, 2006.

#### **Data Analysis Example (Continued)**



- Another effort between Actel and NASA-GSFC was undertaken
- Clock Rates were supplied to the DUT from 15MHz to 150MHz
- **DUT Input Data:** 
  - Alternating data was supplied at half the clock rate
  - Static "0"
  - Static "1"
- Several Designs were implemented to analyze the potential increased susceptibility to transients when utilizing C-CELLS
- Synchronous Design Approach was implemented in the DUT and in the tester.

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.



# Survey – Why Was the Original 2MHz Data Acceptable?



- Asked Engineers and Physicists.
- Here's the Best of:


#### **Engineers:**


- Told Frequency dependency does not exist
- Was not aware of transients and their effects in circuitry


#### Physicists:

■ Based on the new 150MHz, the original assumption that the data is scalable holds true — (2Mhz to 150Mhz testing should result in about 2 orders of magnitude between data sets

To be presented by Melanie Berg at Radiation and Its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.







#### **Data Analysis Conclusion**



- We are aware of possible faults within circuitry
- When analyzing data, the proper precautions must be taken and the correct questions must be asked?

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

Page 33

#### **Summary**



- FPGAs have proven to be cost effective solutions to large, complex systems
- Configuration and logic structures vary among manufacturers
- When considering potential SEUs and deciding which device is best suited for a project, special attention must be taken concerning
  - Configuration Hardness
  - Logic Level Hardness
  - Ease of system level implementation
  - Function necessities (speed, data manipulation, ...)
  - Mitigation schemes (if necessary


To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.


#### **Summary (Continued...)**





- Radiation Testing is necessary to characterize device level SEU data.
- Care must be taken to implement appropriate tests in order to push the DUT to its limits
  - Speed
  - Reliable data supply and capture
  - Realistic DUT design implementation
  - Simplistic structures avoid fault masking
- While analyzing data the proper questions should be asked to ensure the data efficiently characterizes the device.

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Alhens Greece, September 27-29, 2006.






































#### Example 1: Summary....How Do SET's/SEU's Effect Xilinx FPGAs?



- Configuration Memory hit:
  - Largest area of concern for the Device
  - The entire FPGA can become un-configured.
- Logic/Connector Hit
  - Frequency dependency: SETs can be caught by Flip-Flops
  - Frequency independent: SEU can occur in Flip-Flop
- Single Event Functional Interrupt (SEFI): Hits to
  - Power On Reset
  - Configuration Control logic
- What considerations must be taken to test for these conditions?

To be presented by Molanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2008, Athens Greece, September 27-29, 2008.

Page 14

#### **Goals for Device Characterization**



- How radiation-tolerant (in general) is the Device Under Test (DUT)?
- Test for:
  - Clock Tree Susceptibility
  - Rest Tree Susceptibility
  - Sequential logic Hardness
  - Combinatorial Error Cross-Section Contribution
  - I/O Susceptibility
  - Single Event Functional Interrupts (SEFI)
  - Configuration Memory Susceptibility (SRAM –Based Only)

To be presented by Melaine Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006

Page 17



#### Testing Complex FPGA Implementations Targeted for Critical Missions

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADICCS) 2008, Athens Greece, September 27-29, 2008.

#### **DUT Radiation Test Strategies**



- Push the limits of the DUT.
  - Timing variations (very slow to fastest clock rates)
  - Types of logic cells (check device technology library)
  - Fill Device with logic
  - Safe I/O strategies
- Designs should be simple so that faults are not masked and undecipherable.
- Designs should represent realistic implementations
  - Proper reset structures
  - Synchronous design techniques
  - Various levels of combinatorial logic between DFF structures
  - Fanout variation


To be presented by Melanie Berg at Radaston and its Effects on Components and Systems (RADECS) 2006, Athens Greece, September 27-29, 2006.

#### Common DUT Characterization Test Structures




- Shift Register Strings (sequential logic)
- Combinatorial Clouds of logic between (sequential cells)
- Large quantities of I/O to accommodate data variation, system clock rate variation, design interfacing, and I/O susceptibility testing

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece, Santember 27-29, 2006





# Testing Sequential and Combinatorial logic Common Shift Register Test Structure Input logic Window Scheme – Catch Data every 4 clock cycles To be presented by Melanis Barg at Rediction and its Effects on Components and Systems (PACECI) 2000, Affects Page 20



# Tester Radiation Test Strategies Attention to Timing Characteristics of the DUT Application of corner case input variations (stress the part) Deterministic DUT Data Capture Tester to DUT Interface Limitations Number of I/O Simultaneously Switching Outputs (SSO) Interface connector speed

# Data Analysis Example Actel Corporation and NASA-GSFC collaborated in supplying SEU RTAX-S device specific data Data was supplied at 2MHz testing frequency Simple shift register test structures were implemented Question: Was the supplied data an Efficient characterization of the devices?





#### Actel Expectations: SET Frequency Response



- In general ... Combinatorial.....
- RCELL contains some
- CCELL should make a considerable contribution due to frequ dep

To be presented by Melanie Berg at Radiation and fits Effects on Components and Systems (RADECS) 2006, Athens Greece, Sentember 27:29, 2006.

#### NASA

#### Survey – Why Was the Original 2MHz Data Acceptable?



- Maked Engineers and Physicists.
- Here's the Best of:

#### Engineers:

- Told Frequency dependency does not exist
- Was not aware of transients and their effects in circuitry

#### Physicists:

- Based on the new 150MHz, the original assumption that the data is scalable holds true (2Mhz to 150Mhz testing should result in about 2 orders of magnitude between data sets
- enied by Melenie Berg st Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece,
  27.79 2018 Page 29


#### **Data Analysis Example (Continued)**




Page 26

- Another effort between Actel and NASA-GSFC was undertaken
- Clock Rates were supplied to the DUT from 15MHz to 150MHz
- DUT Input Data:
  - Alternating data was supplied at half the clock rate
  - Static "0"
- Several Designs were implemented to analyze the potential increased susceptibility to transients when utilizing C-CELLS
- Synchronous Design Approach was implemented in the DUT and in the tester.

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2008, Athens Greece,





#### Summary



- FPGAs have proven to be cost effective solutions to large, complex systems
- Configuration and logic structures vary among manufacturers
- When considering potential SEUs and deciding which device is best suited for a project, special attention must be taken concerning
  - Configuration Hardness
  - Logic Level Hardness
  - Ease of system level implementation
  - Function necessities (speed, data manipulation, ...)
  - Mitigation schemes (if necessary

To be presented by Melarie Berg at Radiation and its Effects on Components and Systems (RADECS) 2008, Altens Greece, September 27-29, 2008

Page 34

# Comparision of FPGA Radiation Test Data (Dynamic Shift Register Tests Only) Actel Aeroflex Xilinx Mitigation TMR: embedded in device DICE: embedded in device Configuration Memory) Can not test without Frequency 150 MHz. 120 MHz 50 MHz Frequency Dependent Yes No ? Data Dependant Yes Yes ? Lowest Cross Sections Stay configured Yes Yes No Speed Degradation No Yes — Too much No exposure to high LET To be preserved by Melanie Serg et Rodation and its Effects on Components and Systems (PADICS) 2000, Althers Greece, Page 32

#### Summary (Continued...)



- Radiation Testing is necessary to characterize device level SEU data.
- ™ Care must be taken to implement appropriate tests in order to push the DUT to its limits
  - Speed
  - Reliable data supply and capture
  - Realistic DUT design implementation
  - Simplistic structures avoid fault masking
- While analyzing data the proper questions should be asked to ensure the data efficiently characterizes the device.

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2008, Athens Greece, September 27-29, 2006.

Page 35

#### **Data Analysis Conclusion**



- We are aware of possible faults within circuitry
- When analyzing data, the proper precautions must be taken and the correct questions must be asked?

To be presented by Melanie Berg at Radiation and its Effects on Components and Systems (RADECS) 2006, Athens Greece,